F-Tile HDMI Intel® FPGA IP Design Example User Guide

ID 709314
Date 10/02/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Give Feedback

2.5.2. HDMI RX Components

The HDMI RX top components include the RX core top-level components, optional I2C slave and EDID RAM, IOPLL, RX PMA Direct PHY, DCFIFO and 64 bits to 40 bits converter blocks.
Figure 15. HDMI RX Top Components
Table 13.  HDMI RX Top Components
Module Description
HDMI RX Core

The IP receives the serial data from the Transceiver PMA Direct PHY and performs data alignment, channel deskew, TMDS decoding, auxiliary data decoding, video data decoding, audio data decoding, and descrambling.

I2C Slave
I2C is the interface used for Sink Display Data Channel (DDC) and Status and Data Channel (SCDC). The HDMI source uses the DDC to determine the capabilities and characteristics of the sink by reading the Enhanced Extended Display Identification Data (E-EDID) data structure.
  • The 8-bit I2C slave addresses for E-EDID are 0xA0 and 0xA1. The LSB indicates the access type: 1 for read and 0 for write. When an HPD event occurs, the I2C slave responds to E-EDID data by reading from the on-chip RAM.
  • The I2C slave-only controller also supports SCDC for HDMI 2.0 and 2.1 operations. The 9-bit I2C slave address for the SCDC are 0xA8 and 0xA9. When an HPD event occurs, the I2C slave performs write or read transaction to or from SCDC interface of the HDMI RX core.
  • Link training process for Fixed Rate Link (FRL) also happens through I2C interface. During an HPD event or when the source writes a different FRL rate to the FRL Rate register (SCDC registers 0x31 bit[3:0]), the link training process starts.
    Note: This I2C slave-only controller for SCDC is not required if HDMI 2.0 or HDMI 2.1 is not intended.
EDID RAM

The design stores the EDID information using the RAM 1-Port IP. A standard two-wire (clock and data) serial bus protocol (I2C slave-only controller) transfers the CEA-861-D Compliant E-EDID data structure. This EDID RAM stores the E-EDID information.

  • When in TMDS mode, the design supports EDID passthrough from TX to RX. During EDID passthrough, when the TX is connected to the external sink, the Nios® II processor reads the EDID from the external sink and writes to the EDID RAM.
  • When in FRL mode, the Nios® II processor writes the pre-configured EDID for each link rate based on the HDMI_RX_MAX_FRL_RATE parameter in the global.h script.
Use the following HDMI_RX_MAX_FRL_RATE input for the supported FRL rate:
  • 6: 12G 4 Lanes
  • 5: 10G 4 Lanes
  • 4: 8G 4 Lanes
  • 3: 6G 4 Lanes
  • 2: 6G 3 Lanes
  • 1: 3G 3 Lanes
  • 0: No FRL
Output buffer This buffer acts as an interface to interact the I2C interface of the HDMI DDC component.
IOPLL

The HDMI RX uses one IOPLL to generate the FRL clock for the RX core. This reference clock receives the CDR recovered clock.

FRL clock frequency = Data rate per lanes x 4 / (FRL characters per clock x 18)

RX PMA Direct PHY

Hard transceiver block that receives the serial data from an external video source. It deserializes the serial data to parallel data before passing the data to the HDMI RX core. This block runs on PMA Direct for FRL and TMDS modes.

RX CDR has two reference clocks driven by F-tile Reference and System PLL Clock IP. Reference clock 0 connects to a fixed 100 MHz clock. In TMDS mode, RX CDR is reconfigured to select reference clock 1, and in FRL mode, RX CDR is reconfigured to select reference clock 0.

DCFIFO Synchronize data and signals across the System clock and RX clock domains.
F-Tile Reference and System PLL Clock IP F-tile Reference and System PLL Clock IP has two reference clocks:
  • Reference clock 0 is connected to a fixed 100 MHz clock for FRL mode
  • Reference clock 1 is connected to TMDS clock channel