Visible to Intel only — GUID: wdq1654227993293
Ixiasoft
1. HDMI Intel® FPGA IP Design Example Quick Start Guide for Intel Agilex® 7 F-tile Devices
2. HDMI 2.1 Design Example (Support FRL = 1, Enable Active Video Protocol = None)
3. HDMI 2.1 Design Example with AXI4-stream Interface Enabled (Support FRL =1, Enable Active Video Protocol = AXIS-VVP Full)
4. Document Revision History for the F-Tile HDMI Intel® FPGA IP Design Example User Guide
2.1. Design Features
2.2. Hardware and Software Requirements
2.3. HDMI 2.1 RX-TX Retransmit Design Block Diagram
2.4. Design Parameters
2.5. Design Components
2.6. Design Software Flow
2.7. Clocking Scheme
2.8. Interface Signals
2.9. Hardware Setup
2.10. Simulation Testbench
2.11. Debugging Features
3.7.1. HDMI 2.1 RX-TX Retransmit Design without Video Frame Buffer (Enable Active Video Protocol = AXIS-VVP Full, Video In and Out Use the Same Clock = ON)
3.7.2. HDMI 2.1 RX-TX Retransmit Design with Video Frame Buffer (Enable Active Video Protocol = AXIS-VVP Full, Video In and Out Use the Same = OFF)
3.7.3. Clock Details
Visible to Intel only — GUID: wdq1654227993293
Ixiasoft
3.6.4. Initialize HDMI TX Register
Initialize HDMI TX register based on the HDMI RX configurations. The configuration set based on HDMI RX includes:
- SCDC FRL rate (SCDC_FRL_CONTROL[4:1] register)
- HDMI mode (STATUS_CONTROL[5] register)
- AVI infoframe (AVI_PACKET_DATA* register)
- Color depth (VIDEO_FORMAT[3:0] register)
For TMDS only:
- TMDS Bit Clock Ratio[17] (STATUS_CONTROL register)