F-Tile HDMI Intel® FPGA IP Design Example User Guide

ID 709314
Date 8/15/2023
Document Table of Contents

2.1. Design Features

The design example supports the following features:
  • HDMI configuration of:
    • 8 pixel-in-parallel in video domain
    • 8 symbols per clock in FRL domain
  • FRL mode only
  • EDID passthrough mode only

Did you find the information on this page useful?

Characters remaining:

Feedback Message