F-Tile HDMI Intel® FPGA IP Design Example User Guide

ID 709314
Date 8/15/2023

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

2.9. Hardware Setup

The HDMI FRL-enabled design example is HDMI 2.1 capable and performs a loop-through demonstration for a standard HDMI video stream.
To run the hardware test, connect an HDMI-enabled device—such as a graphics card with HDMI interface—to the HDMI sink input. The design supports both HDMI 2.1 or HDMI 2.0/1.4b source and sink.
  1. The HDMI sink decodes the port into a standard video stream and sends it to the clock recovery core.
  2. The HDMI RX core decodes the video, auxiliary, and audio data to be looped back in parallel to the HDMI TX core through the DCFIFO.
  3. The HDMI source port of the FMC daughter card transmits the image to a monitor.
Note: If you want to use another Intel FPGA development board, you must change the device assignments and the pin assignments. The transceiver analog setting is tested for the Intel Agilex® 7 GX FPGA development kit and Bitec HDMI 2.1 daughtercard. You may modify the settings for your own board.
On-board Push Button and User LED Functions
Push Button/LED Function
cpu_resetn Press once to perform system reset.
user_pb[0] Press once to toggle the HPD signal to the standard HDMI source.
user_pb[1] Reserved.
Press once to read the SCDC registers from the sink connected to the TX of the Bitec HDMI 2.1 FMC daughter card.
Note: To enable read, you must set DEBUG_MODE to 1 in the software.
user_led[0] Reserved
RX HDMI core alignment and deskew lock status.
  • 0 = At least 1 channel is unlocked
  • 1 = All channels are locked
user_led[2] RX HDMI video lock status.
  • 0 = Unlocked
  • 1 = Locked
RX transceiver ready status status.
  • 0 = Not Ready
  • 1 = Ready
user_led[4] TX transceiver ready status.
  • 0 = Not Ready
  • 1 = Ready
user_led[5] RX link speed clock PLL, and RX video, and FRL clock PLL lock statuses.
  • 0 = Either one of the RX clock PLL is unlocked
  • 1 = Either one of the RX clock PLL is unlocked
user_led[6] TX link speed clock PLL, and TX video and FRL clock PLL lock status.
  • 0 = Either one of the TX clock PLL is unlocked
  • 1 = Both TX clock PLLs are locked
user_led[7] TX link training status.
  • 0 = Failed
  • 1 = Passed