F-Tile HDMI Intel® FPGA IP Design Example User Guide

ID 709314
Date 3/17/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Visible to Intel only — GUID: jia1637648710323

Ixiasoft

Document Table of Contents

2.6. Design Software Flow

In the design main software flow, the Nios® II processor configures the TI redriver setting and initializes the TX and RX paths upon power-up.
Figure 17. Software Flow in main.c Script
The software executes a while loop to monitor sink and source changes, and to react to the changes. The software may trigger TX reconfiguration, TX link training and start transmitting video.
Note: Refer to the following figures for the detailed flow:
  1. Initialize TX Path: Figure 18.
  2. Initialize RX Path: Figure 19.
  3. TX Reconfiguration and Link Training: Figure 20.
Figure 18. Initialize TX Path Flowchart
Figure 19. Initialize RX Path Flowchart
Figure 20. TX Reconfiguration and Link Training Flowchart
Note: Refer to Figure 21 for more detail about Perform TX Link Training.
Figure 21. Perform TX Link Training Flowchart
Note: Refer to Figure 20 for continuation of Perform TX Link Training.
Note: Refer to Figure 21 for more detail about Perform LTS: 3 Process at Specific FRL Rate.
Figure 22. Perform LTS:3 Process at Specific FRL Rate Flowchart
Note: Refer to Figure 21 for continuation of Perform LTS: 3 Process at Specific FRL Rate.