F-Tile HDMI Intel® FPGA IP Design Example User Guide

ID 709314
Date 3/17/2023
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

3.7.1. HDMI 2.1 RX-TX Retransmit Design without Video Frame Buffer (Enable Active Video Protocol = AXIS-VVP Full, Video In and Out Use the Same Clock = ON)

Figure 28. HDMI 2.1 RX-TX Retransmit Design without Video Frame Buffer Clock Scheme