Visible to Intel only — GUID: xze1503677012636
Ixiasoft
1.1.1. FPGA Management Engine (FME)
1.1.2. Port
1.1.3. Accelerator Function (AF) Unit
1.1.4. Partial Reconfiguration
1.1.5. FPGA Virtualization
1.1.6. Driver Organization
1.1.7. Application FPGA Device Enumeration
1.1.8. PCIe Driver Enumeration
1.1.9. FME Platform Device Initialization
1.1.10. Port Platform Device Initialization
1.1.11. FME IOCTLs
1.1.12. Port IOCTLs
1.2.1. FME Header sysfs files
1.2.2. FME Thermal Management sysfs files
1.2.3. FME Power Management sysfs files
1.2.4. FME Global Error sysfs files
1.2.5. FME Partial Reconfiguration sysfs files
1.2.6. FME Global Performance sysfs files
1.2.7. Port Header sysfs files
1.2.8. Port AFU Header sysfs files
1.2.9. Port Error sysfs files
Visible to Intel only — GUID: xze1503677012636
Ixiasoft
1.1.10.2. Port Platform Device Initialization Flow
Figure 5. Port Initialization Flow
- afu_probe() afu_dev_init()
- Initialize a struct fpga_afu and store it in the feature_platform_data.private field.
- afu_probe() fpga_dev_feature_init() feature_instance_init()
- Save a struct feature_ops into the feature_platform_data.features for each populated feature.
- Call the test function, if any, from the struct.
- Call the init function from the struct.
- afu_probe() fpga_register_dev_ops()
- Create the Port character device node, registering a struct file_operations.