OPAE Intel FPGA Linux Device Driver Architecture Guide

Download PDF
ID 683857
Date 10/02/2017
Public
Document Table of Contents
Document Table of Contents x
1. OPAE Intel® FPGA Linux Device Driver Architecture
1. OPAE Intel® FPGA Linux Device Driver Architecture x
1.1. Hardware Architecture 1.2. sysfs Files 1.3. Revision History
1.1. Hardware Architecture x
1.1.1. FPGA Management Engine (FME) 1.1.2. Port 1.1.3. Accelerator Function (AF) Unit 1.1.4. Partial Reconfiguration 1.1.5. FPGA Virtualization 1.1.6. Driver Organization 1.1.7. Application FPGA Device Enumeration 1.1.8. PCIe Driver Enumeration 1.1.9. FME Platform Device Initialization 1.1.10. Port Platform Device Initialization 1.1.11. FME IOCTLs 1.1.12. Port IOCTLs
1.1.6. Driver Organization x
1.1.6.1. PCIe Module Device Driver 1.1.6.2. PCIe Module Device Driver Functions 1.1.6.3. FME Platform Module Device Driver 1.1.6.4. FME Platform Module Device Driver Functions 1.1.6.5. Port Platform Module Device Driver 1.1.6.6. Port Platform Module Device Driver Functions
1.1.8. PCIe Driver Enumeration x
1.1.8.1. Enumeration Data Structures 1.1.8.2. Enumeration Flow
1.1.9. FME Platform Device Initialization x
1.1.9.1. FME Platform Device Data Structures 1.1.9.2. FME Platform Device Initialization Flow
1.1.10. Port Platform Device Initialization x
1.1.10.1. Port Platform Device Data Structures 1.1.10.2. Port Platform Device Initialization Flow
1.2. sysfs Files x
1.2.1. FME Header sysfs files 1.2.2. FME Thermal Management sysfs files 1.2.3. FME Power Management sysfs files 1.2.4. FME Global Error sysfs files 1.2.5. FME Partial Reconfiguration sysfs files 1.2.6. FME Global Performance sysfs files 1.2.7. Port Header sysfs files 1.2.8. Port AFU Header sysfs files 1.2.9. Port Error sysfs files
1. OPAE Intel® FPGA Linux Device Driver Architecture

1.1.10.1. Port Platform Device Data Structures


struct feature_ops { 
	int (*init)(struct platform_device *pdev, struct feature *feature); 
	int (*uinit)(struct platform_device *pdev, struct feature *feature); 
	long (*ioctl)(struct platform_device *pdev, struct feature *feature, 
				unsigned int cmd, unsigned long arg); 
	int (*test)(struct platform_device *pdev, struct feature *feature); 
};

struct feature { 
	const char *name; 
	int resource_index; 
	void __iomem *ioaddr; 
	struct feature_ops *ops; 
};

struct feature_platform_data { 
	struct list_head node; 
	struct mutex lock; 
	unsigned long dev_status; 
	struct cdev cdev; 
	struct platform_device *dev; 
	unsigned int disable_count; 
	void *private; 
	int num; 
	int (*config_port)(struct platform_device *, u32, bool); 
	struct platform_device *(*fpga_for_each_port)(struct platform_device *, 
					void *, int (*match)(struct platform_device *, void *)); 
	struct feature features[0]; 
};

struct fpga_afu_region { 
	u32 index; 
	u32 flags; 
	u64 size; 
	u64 offset; 
	u64 phys; 
	struct list_head node; 
};

struct fpga_afu_dma_region { 
	u64 user_addr; 
	u64 length; 
	u64 iova; 
	struct page **pages; 
	struct rb_node node; 
	bool in_use; 
};

struct fpga_afu { 
	u64 region_cur_offset; 
	int num_regions; 
	u8 num_umsgs; 
	struct list_head regions; 
	struct rb_root dma_regions; 
	struct feature_platform_data *pdata; 
};
Level Two Title