External Memory Interfaces Intel® Arria® 10 FPGA IP Design Example User Guide

ID 683842
Date 3/29/2021

1.4. Generating the EMIF Design Example for Simulation

For the Intel® Arria® 10 development kits, there are presets that automatically parameterize the EMIF IP and generate pinouts for the specific board.

  1. Verify that the Presets window is visible. If the Presets window is not visible, display it by selecting View > Presets.
  2. In the Presets window, select the appropriate development kit preset and click Apply.

  3. Configure the EMIF IP and click Generate Example Design in the upper-right corner of the window.

  4. Specify a directory for the EMIF design example and click OK.

Successful generation of the EMIF design example creates multiple file sets for various supported simulators, under a sim/ed_sim directory.

Figure 4. Generated Simulation Design Example File Structure

If you don't select the Simulation or Synthesis checkbox, the destination directory will contain Platform Designer design files, which are not compilable by the Intel® Quartus® Prime software directly, but can be viewed or edited under the Platform Designer. In this situation you can run the following commands to generate synthesis and simulation file sets.

  • To create a compilable project, you must run the quartus_sh -t make_qii_design.tcl script in the destination directory.
  • To create a simulation project, you must run the quartus_sh -t make_sim_design.tcl script in the destination directory.