eCPRI Intel® FPGA IP Design Example User Guide

ID 683837
Date 7/01/2022
Public

A newer version of this document is available. Customers should click here to go to the newest version.

1.4.1. Enabling Dynamic Reconfiguration to the Ethernet IP

By default, the dynamic reconfiguration is disabled in the eCPRI IP design example and it's only applicable to Intel® Stratix® 10 (E-tile and H-tile) and Intel® Agilex™ (E-tile) design examples.
  1. Look for the following line in the test_wrapper.sv from the generated <design_example_dir>/simulation/testbench directory:

    parameter ETHERNET_DR_EN = 0

  2. Change the value from 0 to 1:

    parameter ETHERNET_DR_EN = 1

  3. Rerun the simulation using the same generated example design directory.

Did you find the information on this page useful?

Characters remaining:

Feedback Message