SDI II Intel® Cyclone 10 GX FPGA IP Design Example User Guide

ID 683815
Date 10/08/2021
Public

A newer version of this document is available. Customers should click here to go to the newest version.

1.1. Directory Structure

The directories contain the generated files for the design examples.
Figure 2. Directory Structure for the Design Examples
Table 1.  Other Generated Files in RTL Folder
Folders Files
vid_pattgen /sdi_ii_colorbar_gen.v
/sdi_ii_ed_vid_pattgen.v
/sdi_ii_makeframe.v
/sdi_ii_patho_gen.v
/jtag.sdc
/pattgen_ctrl.qsys
<qsys generated folder>
loopback /loopback_top.v
/fifo/sdi_ii_ed_loopback.sdc
/fifo/sdi_ii_ed_loopback.v
/pfd/clock_crossing.v (optional)
/pfd/pfd.sdc (optional)
/pfd/pfd.v (optional)
/reclock/sdi_reclock.v (optional)
/reclock/pid_controller.v (optional)
du /du_top.v
/sdi_ii_rx_rcfg_c10.sv (optional)
/rcfg_sdi_cdr.sv (optional)
/rcfg_pll_sw.sv (optional)
/rcfg_refclk_sw.sv (optional)
/sdi_ii_tx_rcfg_c10.sv (optional)
/sdi_du_sys.qsys
/sdi_rx_phy.ip
/tx_pll.ip
/tx_pll_alt.ip (optional)
<qsys generated folder>
rx /rx_top.v
/sdi_ii_rx_rcfg_c10.sv (optional)
/rcfg_sdi_cdr.sv (optional)
/sdi_rx_sys.qsys
<qsys generated folder>
tx /tx_top.v
/rcfg_pll_sw.sv (optional)
/rcfg_refclk_sw.sv (optional)
/sdi_ii_tx_rcfg_c10.sv (optional)
/sdi_tx_sys.qsys
/tx_pll.ip
/tx_pll_alt.ip(optional)
<qsys generated folder>
Table 2.   Other Generated Files in Simulation Folder
Folders Files
aldec /aldec.do
/rivierapro_setup.tcl
common /modelsim_files.tcl
/riviera_files.tcl
/vcs_files.tcl
/vcsmx_files.tcl
/xcelium_files.tcl
mentor /mentor.do
/msim_setup.tcl
synopsys /vcs/filelist.f
/vcs/vcs_setup.sh
/vcs/vcs_sim.sh
/vcsmx/synopsys_sim_setup
/vcsmx/vcsmx_setup.sh
/vcsmx/vcsmx_sim.sh
testbench tb_top.v
rx_checker/sdi_ii_tb_rx_checker.v
rx_checker/tb_data_compare.v
rx_checker/tb_dual_link_sync.v
rx_checker/tb_fifo_line_test.v
rx_checker/tb_frame_locked_test.sv
rx_checker/tb_ln_check.v
rx_checker/tb_rxsample_test.v
rx_checker/tb_trs_locked_test.sv
rx_checker/tb_txpll_test.sv
rx_checker/tb_vpid_check.v
tb_control/sdi_ii_tb_control.v
tb_control/tb_clk_rst.v
tb_control/tb_data_delay.v
tb_control/tb_serial_delay.sv
tb_control/tb_tasks.v
tb_checker/sdi_ii_tb_tx_checker.v
tb_checker/tb_serial_check_counter.v
tb_checker/tb_serial_descrambler.v
tb_checker/tb_tx_clkout_check.v
vid_pattgen/sdi_ii_colorbar_gen.v
vid_pattgen/sdi_ii_ed_vid_pattgen.v
vid_pattgen/sdi_ii_makeframe.v
vid_pattgen/sdi_ii_patho_gen.v
xcelium /cds.lib
/hdl.var
/xcelium_setup.sh
/xcelium_sim.sh
<cds_libs folder>