AN 906: Intel® Stratix® 10 GX 400, SX 400, and TX 400 Routing and Designing Floorplan Guidelines

ID 683813
Date 2/06/2020
Public

1.1.2.1.2. SDM and I/O Bank 3A Bottom-right Area

This is also a place of possible congestion. The EMIF and LVDS on this side are not accessible as well.
Figure 3. SDM and I/O Bank 3A Bottom-right Possible Congestion Area Intel® recommends you to avoid the marked M20K line inside the area of emphasis to mitigate possible issues.

Did you find the information on this page useful?

Characters remaining:

Feedback Message