F-Tile Ethernet Intel® FPGA Hard IP Design Example User Guide

ID 683804
Date 4/03/2023
Document Table of Contents

4.1. Features

  • Instantiates F-Tile Auto-Negotiation and Link Training for Ethernet Intel® FPGA IP
  • Instantiates F-Tile Reference and System PLL Clocks Intel® FPGA IP based on Ethernet configuration

Did you find the information on this page useful?

Characters remaining:

Feedback Message