HDMI Intel® FPGA IP User Guide

ID 683798
Date 12/15/2021

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents Clock Enable Generator

The Clock Enable Generator is a logic that generates a clock enable pulse.

This clock enable pulse asserts every 5 clock cycles and serves as a read request signal to clock the data out from DCFIFO.