Multi Channel DMA Intel® FPGA IP for PCI Express Release Notes

ID 683791
Date 12/27/2022
Public

1.6. Multi Channel DMA Intel FPGA IP for PCI Express : IP Core [H-Tile: 21.2.0] [P-Tile: 2.1.0] [F-Tile: 1.0.0]

Table 6.  Multi Channel DMA Intel FPGA IP for PCI Express : IP Core [H-Tile: 21.2.0] [P-Tile: 2.1.0] [F-Tile: 1.0.0] : 2021.11.24
Intel® Quartus® Prime Version IP Version Description Impact
21.3

[H-Tile: 21.2.0]

[P-Tile: 2.1.0]

[F-Tile: 1.0.0]

Added Intel Stratix 10 DX P-Tile Production FPGA Development Kit option for Target Development Kit Allow users to generate design example with Intel Stratix 10 DX P-Tile Production FPGA Development Kit board settings.
Removed coreclkout_hip output from MCDMA P-Tile IP Core IP Upgrade tool doesn't upgrade automatically and requires manual upgrade (Upgrade in Editor). If this clock was used by application logic, switch to app_clk output before manual upgrade.
Reduced Root Port Config Slave interface address (cs_address_i) width from 29 bits to 14 bits This allows users to save system memory space. Requires 2 clock cycles to perform config read/write to Endpoint configuration registers.
Increased DMA channel support to 2K for MCDMA AVST 1 port mode Enables DMA bandwidth sharing up to 2K channels. This enables more VMs/PFs/VFs to utilize MCDMA to perform data move between the Host and device.
Added support for "Traffic generator/checker" example design for BAS in EP mode and corresponing s/w support.

User can test the example application for BAS transactions.

User needs to select ''BAM_BAS" user mode in the IP.

Added MCDMA IP NetDev Mode driver

MCDMA network driver exposes the device as ethernet device.

All TCP/IP socket based applications can use this driver to perform data transfer by using DMA.

User needs to select "Device-side packet looback" example design.

Initial release of MCDMA F-Tile IP Core. Added support for F-Tile Gen4/Gen3 x16 (Root Port,Endpoint) and x8 (Endpoint).

You can implement up to Gen4 x16 link in the Intel Stratix 10 and Intel Agilex FPGA devices using F-Tile.
Support for AVST 1 port 2K DMA channels Enables DMA bandwidth sharing up to 2K channels.
BAS Support IP, Example design, Software enhanced to support BAS.
Added Support for kernel net-dev driver. MCDMA network driver, exposes the device as ethernet device. All TCP/IP socket based applications, can use this driver to perform data transfer by using DMA.
Initial release of Debug Toolkit for MCDMA P-Tile IP Core You can use the Debug Toolkit to monitor link status and various config registers for diagnostic and debugging purpose.

Did you find the information on this page useful?

Characters remaining:

Feedback Message