Intel® Agilex™ Device Configuration via Protocol (CvP) Implementation User Guide

ID 683763
Date 12/19/2022

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

5.3.9. CvP Credit Register

The credit registers slow down the transmission of the CvP data to handle back pressure when there is no buffer space available within the configuration system. The crediting mechanism handles the back pressure from the configuration system. The total credits register increments each time an additional 4k buffer is available.
Table 13.  CvP Credits Register (Byte Offset: 0xD48)
Bits Reset Value Access Description
[31:16] 0x00 RO Reserved.
[15:8] 0x00 RO Least significant 8 bits of the total number of 4k credits granted.
[7:0] 0x00 RO Reserved.