Intel® Agilex™ Device Configuration via Protocol (CvP) Implementation User Guide

ID 683763
Date 12/19/2022
Public
Document Table of Contents

1.3. CvP Modes

The CvP configuration scheme supports the following modes:

  • CvP Initialization mode
  • CvP Update mode

CvP Initialization Mode

This mode configures the CvP PCIe* core using the peripheral image of the FPGA through the on-board configuration device. Subsequently, configures the core fabric and all GPIOs through the PCIe* link.

Benefits of using CvP Initialization mode include:

  • Satisfying the PCIe* wake-up time requirement
  • Saving cost by storing the core image in the host memory

CvP Update Mode

The CvP update mode is available after the FPGA enters user mode. You can configure the device through full chip configuration or CvP initialization initially to bring the device into user mode. In user mode, the PCIe* link is available for normal PCIe* applications as well as to perform an FPGA core image update.

The CvP update mode uses the same process as root partition reuse in block-based design, which allows you to reuse the device periphery.

Choose this mode if you want to update the core image for any of the following reasons:

  • To change core algorithms logic blocks
  • To perform standard updates as part of a release process
  • To customize core processing for different components that are part of a complex system
Table 1.  CvP Support for Intel® Agilex™ Device Family
Note: The R-Tile and F-Tile specifications are preliminary, pending the full silicon verification.
Supported Tile PCIe* Version Supported CvP Modes
P-Tile

PCIe* 3.0 x16

PCIe* 4.0 x16

PCIe* 3.0 1x8

PCIe* 4.0 1x8

PCIe* 3.0 2x8

PCIe* 4.0 2x8

Note: You can only select PCIe* 3.0 and above in PCIe* Hard IP, but the host can down-train the link to PCIe* 1.0 and PCIe* 2.0 if necessary.

CvP Initialization

CvP Update

R-Tile
PCIe* 3.0 1x16
Note: You can only select PCIe* 3.0 and above in PCIe* Hard IP, but the host can down-train the link to PCIe* 1.0 and PCIe* 2.0 if necessary.

PCIe* 4.0 1x16

PCIe* 5.01x16

CvP Initialization

CvP Update

F-Tile
PCIe* 3.0 1x16
Note: You can only select PCIe* 3.0 and above in PCIe* Hard IP, but the host can down-train the link to PCIe* 1.0 and PCIe* 2.0 if necessary.

PCIe* 4.0 1x16

PCIe* 3.0 1x8

PCIe* 4.0 1x8

PCIe* 3.0 1x4

PCIe* 4.0 1x4

CvP Initialization

CvP Update

Note: P-Tile: CvP application supported from Intel® Quartus® Prime 20.4 onwards.
Note: When P-Tile PCI Express is used for CvP, it does not support bifurcation or multi-host feature.
Note: R-Tile & F-Tile: CvP application supported from Intel® Quartus® Prime 21.2 onwards.
Note: R-Tile: The REFCLK_GXR reference clock to the R-tile must be on when you want to reconfigure the device.

Did you find the information on this page useful?

Characters remaining:

Feedback Message