Intel® Stratix® 10 Configuration via Protocol (CvP) Implementation User Guide
ID
683704
Date
9/26/2022
Public
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: uqq1506467147167
Ixiasoft
1. Overview
2. CvP Description
3. CvP Topologies
4. Design Considerations
5. CvP Driver and Registers
6. Understanding the Design Steps for CvP Initialization and Update Mode in Intel® Stratix® 10
7. Intel® Stratix® 10 Configuration via Protocol (CvP) Implementation User Guide Archives
8. Document Revision History
5.3.1. Vendor Specific Capability Header Register
5.3.2. Vendor Specific Header Register
5.3.3. Intel Marker Register
5.3.4. User Configurable Device/Board ID Register
5.3.5. CvP Status Register
5.3.6. CvP Mode Control Register
5.3.7. CvP Data Registers
5.3.8. CvP Programming Control Register
5.3.9. CvP Credit Register
Visible to Intel only — GUID: uqq1506467147167
Ixiasoft
6.1.3. Compiling the Design
To compile the design, on the Processing menu, select Start Compilation to create the .sof file.