AN 502: Implementing SMBus Controller in Altera MAX Series

Download PDF
ID 683635
Date 9/22/2014
Public

1.1.2.2. Registers

The host interface includes address register, data register and status register. Each register has its own corresponding address.
Table 2.  Registers for Adress, Data and Status RegistersA1 and A0 are the last two bits of the 8-bit wide address bus, A0 being the least significant bit (LSB). The other six bits of the bus are all zeros (you can change this if necessary).
A1 A0 Selected Register
1 1 Address Register
0 0 Data Register
1 0 Status Register
Level Two Title