Intel Agilex® 7 Hard Processor System Component Reference Manual

ID 683581
Date 4/10/2023
Document Table of Contents

1.3. Interconnect

The HPS system interconnect supports the following features:
  • Configurable Arm* TrustZone* -compliant firewall and security support.
    • For each peripheral, implements secure or non-secure access.
    • Allows configuration of individual transactions as secure or non-secure at the initiating master.
  • Multi-tiered bus structure to separate high bandwidth masters from lower bandwidth peripherals and control and status ports.
  • Quality of service (QoS) with three programmable levels of service on a per master basis.
  • On-chip debugging and tracing capabilities. The system interconnect is based on the Arteris* FlexNoC* network-on-chip (NoC) interconnect technology.