Visible to Intel only — GUID: vgi1553539729655
Ixiasoft
2.2.5. Interrupts
The Interrupts section is divided into two subsections, FPGA-to-HPS and HPS-to-FPGA.
Figure 10. Platform Designer Interrupts
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: vgi1553539729655
Ixiasoft