Visible to Intel only — GUID: yqz1553539737293
Ixiasoft
2.3.2.3. HPS Peripheral Clocks – Desired Frequencies
The clock frequencies you provide in this section are reported in a Synopsys* Design Constraints File (.sdc) generated by Platform Designer. The .sdc file is referenced in the system .qip file when the system is generated. The grayed out boxes show the frequencies of the various clocks and can only be changed by changing the L3 source clock frequency or by changing the respective clock divider.
Note: GUI interface for this feature will change for Intel® Quartus® Prime Pro Edition version 19.3.
Related Information