LVDS SERDES Intel FPGA IP v19.4.0
Intel® Quartus® Prime Version | Description | Impact |
---|---|---|
20.1 | Add additional delay to the pll_locked signal assertion to ensure the IP is properly locked to the PLL before IP initialization in Intel® Agilex™ devices. | — |
Did you find the information on this page useful?
Characters remaining: