Visible to Intel only — GUID: saa1537519327548
Ixiasoft
LVDS SERDES FPGA IP (intel_lvds) v23.2.0
LVDS SERDES Intel FPGA IP (intel_lvds) v23.1.0
LVDS SERDES Intel FPGA IP (intel_lvds) v23.0.0
LVDS SERDES Intel FPGA IP v20.0.1
LVDS SERDES Intel FPGA IP v20.0.0
LVDS SERDES Intel FPGA IP v19.5.0
LVDS SERDES Intel FPGA IP v19.4.0
LVDS SERDES Intel FPGA IP v19.3.0
LVDS SERDES Intel® FPGA IP v18.1
LVDS SERDES Intel® FPGA IP v18.0
Intel® FPGA LVDS SERDES IP Core v17.1
Altera LVDS SERDES IP Core v17.0
Altera LVDS SERDES IP Core v14.1
Altera LVDS SERDES IP Core v14.0 Arria 10 Edition
Visible to Intel only — GUID: saa1537519327548
Ixiasoft
LVDS SERDES Intel® FPGA IP v18.1
Description | Impact |
---|---|
For Stratix® 10 devices, the IP now supports using reference clock from other I/O banks but not from other IPs such as the IOPLL IP or the hard processor system (HPS). If you use reference clock from other I/O bank, you must manually promote the reference clock input using the following .qsf command: GLOBAL_SIGNAL GLOBAL_CLOCK -to <name of top-level reference clock input port> |
You are no longer limited to using only the dedicated reference clock in the IP's I/O bank. |