Altera LVDS SERDES IP Core v14.0 Arria 10 Edition
|Added feature that creates .sdc file for generated designs (previously only for example designs)||-|
|Added support for external PLL mode||-|
|Added option to clock TX core registers using reference clock||-|
Did you find the information on this page useful?