AN 838: Interoperability between Intel® Arria® 10 NBASE-T Ethernet Solution with Aquantia* Ethernet PHY Reference Design

Download PDF
ID 683534
Date 1/12/2018
Public
Document Table of Contents
Document Table of Contents x
AN 838: Interoperability between Intel® Arria® 10 NBASE-T Ethernet Solution and Aquantia Ethernet PHY Reference Design Getting Started Intel® Arria® 10 Multi Speed Ethernet Solution and Aquantia Ethernet PHY Reference Design Generating the 10G USXGMII Ethernet Example Design Reference Design Walk Through Debugging the Reference Design Document Revision History for AN 838: Interoperability between Intel® Arria® 10 NBASE-T Ethernet Solution and Aquantia Ethernet PHY Reference Design
AN 838: Interoperability between Intel® Arria® 10 NBASE-T Ethernet Solution and Aquantia Ethernet PHY Reference Design x
Reference Design Features Reference Design Components
Getting Started Intel® Arria® 10 Multi Speed Ethernet Solution and Aquantia Ethernet PHY Reference Design x
Hardware Requirements Software Requirements
Generating the 10G USXGMII Ethernet Example Design x
Procedure Design Example Parameters
Reference Design Walk Through x
Setting Up Aquantia AQR105 Evaluation Board Setting Up Intel® Arria® 10 GX Transceiver SI Development Kit Running Basic Packet Transfer Changing Speed between 1 Gbps to 10Gbps
Changing Speed between 1 Gbps to 10Gbps x
USXGMII Ethernet PHY Configuration and Status Registers
Debugging the Reference Design x
Setting Up Loopback Mode for Intel® Arria® 10 GX Transceiver SI Development Kit Setting Aquantia AQR105 Ethernet PHY to Loopback Mode
AN 838: Interoperability between Intel® Arria® 10 NBASE-T Ethernet Solution and Aquantia Ethernet PHY Reference Design
Getting Started Intel® Arria® 10 Multi Speed Ethernet Solution and Aquantia Ethernet PHY Reference Design
Generating the 10G USXGMII Ethernet Example Design
Reference Design Walk Through
Debugging the Reference Design
Document Revision History for AN 838: Interoperability between Intel® Arria® 10 NBASE-T Ethernet Solution and Aquantia Ethernet PHY Reference Design

Changing Speed between 1 Gbps to 10Gbps

Follow these steps to change the transfer speed for the reference design. The following table shows the reference design supported speeds.
Table 3.  Speed Mode Supported by the Reference Design
Speed Mode set in Aquantia AQR105 Ethernet PHY Speed Mode set in Intel® Arria® 10 USXGMII Ethernet PHY Speed set after Auto-negotiation Completed
1 Gb/2.5 Gb/5 Gb/10 Gb 1 Gbps/2.5 Gbps/5 Gbps/10 Gbps 10 Gbps
1 Gbps/2.5 Gbps/5 Gbps 5 Gbps
1 Gbps/2.5 Gbps 2.5 Gbps
1 Gbps 1 Gbps
1 Gb/2.5 Gb/5 Gb 1 Gbps/2.5 Gbps/5 Gbps/10 Gbps 5 Gbps
1 Gbps/2.5 Gbps/5 Gbps
1 Gbps/2.5 Gbps 2.5 Gbps
1 Gbps 1 Gbps
1 Gb/2.5 Gb 1 Gbps/2.5 Gbps/5 Gbps/10 Gbps 2.5 Gbps
1 Gbps/2.5 Gbps/5 Gbps
1 Gbps/2.5 Gbps
1 Gbps 1 Gbps
1 Gb 1 Gbps/2.5 Gbps/5 Gbps/10 Gbps 1 Gbps
1 Gbps/2.5 Gbps/5 Gbps
1 Gbps/2.5 Gbps
1 Gbps
Important: Ensure all transfers have completed before starting these procedure.
  1. To change speed on the Aquantia AQR105 Ethernet PHY, turn off the current selected speed and enable the desired new speed in the Aquantia GUI.
    During auto-negotiation process, both links advertise the supported speed for each links. Connection is established when both links are operating in the same speed.
  2. Click Restart Autonegotiation in the Aquantia GUI. Configure the same speed on both the Aquantia evaluation board to have the same speed transfer for the reference design.
  3. Restart auto-negotiation on both Intel 1G/2.5G/5G/10G Multi-rate Ethernet PHY IP cores using the following command in System Console: 
    SET_CHANNEL_BASE_ADDR 1
SETPHY_USXGMII_AN_RESTART
  4. Use the following command to display the Intel 1G/2.5G/5G/10G Multi-rate Ethernet PHY IP cores register settings:
    CHKPHY_STATUS
    Figure 7. Successful Auto-Negotiation Status for Intel 1G/2.5G/5G/10G Multi-rate Ethernet PHYRefer to USXGMII Ethernet PHY Configuration and Status Registers for register description.
  5. Repeat the steps in Running Basic Packet Transfer to ensure the packet transmission is successfully running in the configured speed.
Related Information
Level Two Title