Intel® Arria® 10 and Intel® Cyclone® 10 GX Hard IP for PCI Express* IP Core Release Notes

ID 683487
Date 12/14/2020
Public

1.2. Intel® Arria® 10 and Intel® Cyclone® 10 GX Hard IP for PCI Express* IP Core v18.0

Table 2.  18.0 May 2018
Description Impact
Support for Root Port mode is preliminary in the 18.0 release. You can enable the Root Port mode using the parameter editor. The Root Port supports basic simulation and compilation. However, the Root Port is not fully verified. You may find functional problems in the current release.
msi_control[15:0] are not wired correctly in the generated IP. If you enable MSI/MSI-X functionality in the design, you need to connect this port to the top-level instantiation.
VHDL NCSim* simulation support. For Intel® Quartus® Prime Standard Edition, NCSim* VHDL simulation is not supported in the 18.0 release.

Did you find the information on this page useful?

Characters remaining:

Feedback Message