40Gbps Ethernet Accelerator Functional Unit (AFU) Design Example User Guide: Intel® Programmable Acceleration Card with Intel® Arria® 10 GX FPGA

ID 683436
Date 4/30/2019
Public

6. Document Revision History for 40Gbps Ethernet AFU Design Example User Guide

Document Version Intel® Acceleration Stack Version Changes
2019.04.30 1.2 (supported with Intel® Quartus® Prime Pro Edition 17.1.1) Added information about how to find the instance id in section: Setup Prerequisites .
2019.01.02 1.2 (supported with Intel® Quartus® Prime Pro Edition 17.1.1) Minor edits.
2018.12.04 1.2 (supported with Intel® Quartus® Prime Pro Edition 17.1.1)
  • Updated steps in:
    • Running 40GbE Internal Loopback Test in Single PAC System
    • Running 40GbE External Loopback Test in Single PAC System
    • Running 40GbE PAC-to-PAC Test between two connected PACs
  • Added a new chapter: 40Gbps Ethernet AFU Design Example User Guide Archives
2018.08.06 1.1 (supported with Intel® Quartus® Prime Pro Edition 17.1.1) Initial release.

Did you find the information on this page useful?

Characters remaining:

Feedback Message