AN 712: Altera JESD204B MegaCore Function and ADI AD9625 Hardware Checkout Report

ID 683294
Date 6/13/2016

1.2. Hardware Setup for Stratix V Advanced Systems Development Kit

A Stratix V Advanced Systems Development Kit is used with the ADI AD9625 daughter card module attached to the FMC connector of the development board.

  • The AD9625 EVM derives power through the development kit FMC connector.
  • The ADC device clock is supplied by external clock source card through the SMA connector on the AD9625 EVM.
  • The AD9625 divides the sampling clock by four and supplies this divided clock through its DIVCLK pins to the FPGA.
  • For subclass 1, the FPGA generates SYSREF for the JESD204B IP core as well as the AD9625 device.
Figure 1.  Hardware Setup

Figure 2. System-Level Block Diagram

The system-level block diagram shows how the different modules connect in this design. In the setup depicted above, LMF=811 and the data rate of transceiver lanes is 6.25 Gbps. An external clock source card provides 2.5 GHz sampling clock to the AD9625 device and the ADC supplies 625 MHz FPGA device clock through its DIVCLK pin.

Did you find the information on this page useful?

Characters remaining:

Feedback Message