Viterbi IP Core User Guide

ID 683280
Date 11/06/2017
Public
Document Table of Contents
Give Feedback

3.5.5. Configuration Signals

Signal Name Description
ber_clear Reset for the BER counter. Only for the BER block option.
bm_init_state[(L-1):1] Specifies the state in which to initialize with the value from the bm_init_value[] bus. All other state metrics are set to zero. the IP core latches bm_init_state when sink_sop is asserted. Hybrid architecture only.
bm_init_value[(L-1):1]

Specifies the value of the metric that initializes the start state. All other metrics are set to 0. bm_init_value must be larger than (L × 2(softbits – 1)). the IP core latches bm_init_value when sink_sop is asserted. Hybrid architecture only.

sel_code[log2(Ncodes):1] Selects the codeword. ’0’ selects the first codeword, ‘1’ selects the second, and so on. The bus size increases according to the number of codes specified. The IP core latches sel_code when sink_sop is asserted.
state_node_sync[log2(Nmax):1]

Specifies the node synchronization rotation to rr.

The IP core latches state_node_sync signal when sink_sop is asserted. Available only when you turn on Node Sync.

tb_length[] Traceback length. The maximum width of tb_length is equal to the maximum value of parameter v. The IP core latches tb_length input when sink_sop is asserted. This IP core disables this signal if you select the continuous optimization: you must then remove it from the testbench. Not available for parallel architectures with block optimization.
tb_type Parallel architectures only. Altera recommends that you set tb_type high always for future compatibility. In block decoding when tb_type is low, the decoder starts from state 0; when tb_type is high, the decoder uses the state specified in tr_init_state[(L-1):1]. For block decoding set tb_type high. The IP core latches tb_type when sink_eop is asserted. If you select None or Continuous optimization, the IP core connects this input to zero.
tr_init_state[(L-1):1] Specifies the state to start the traceback from, when tb_type is asserted high. The IP core latches tr_init_state when sink_eop is asserted. If you select continuous optimization, this input is removed from the top level design and connected to zero in the inner core.