Step 1: Getting Started Step 2: Creating a Child Level Sub-module Step 3: Creating Design Partitions Step 4: Allocating Placement and Routing Region for PR Partitions Step 5: Adding the Partial Reconfiguration Controller IP Step 6: Defining Personas Step 7: Creating Revisions Step 8: Compiling the Base Revision Step 9: Preparing the PR Implementation Revisions for Parent PR Partition Step 10: Preparing the PR Implementation Revisions for Child PR Partitions Step 11: Programming the Board Modifying an Existing Persona Adding a New Persona to the Design
Reference Design Requirements
This reference design requires the following:
- Intel® Quartus® Prime Pro Edition software version 20.3 for the design implementation.
- Intel Arria® 10 GX FPGA development kit for the FPGA implementation.
Did you find the information on this page useful?