AN 735: Altera Low Latency Ethernet 10G MAC IP Core Migration Guidelines

Download
ID 683191
Date 5/04/2015
Public
Document Table of Contents
Document Table of Contents x
1. Altera Low Latency Ethernet 10G MAC IP Core Migration Guidelines
1. Altera Low Latency Ethernet 10G MAC IP Core Migration Guidelines x
1.1. Differences between 10GbE MAC IP Core and Low Latency Ethernet 10G MAC IP Core 1.2. Migration Flow 1.3. AN 735 Document Revision History
1.1. Differences between 10GbE MAC IP Core and Low Latency Ethernet 10G MAC IP Core x
1.1.1. Architecture Overview 1.1.2. Clock and Reset Scheme 1.1.3. Interface Signals
1.2. Migration Flow x
1.2.1. Instantiating Low Latency Ethernet MAC IP Core 1.2.2. Generating 156.25 MHz and 312.5 MHz Clock 1.2.3. Connecting the Low Latency Ethernet 10G MAC to Avalon-ST, Avalon-MM, and XGMII PHY Interfaces
1. Altera Low Latency Ethernet 10G MAC IP Core Migration Guidelines

1.2.2. Generating 156.25 MHz and 312.5 MHz Clock

The core clock for Low Latency Ethernet 10G MAC uses 312.5 MHz clock. Therefore, you are required to provide an additional 312.5MHz clock source to the MAC.
  1. Instantiate a separate 312.5 MHz clock from any existing PLL in the design.
  2. Connect this clock source to tx_312_5_clk and rx_312_5_clk signals.
    Both clock signals can share the same clock source.
Level Two Title

Did you find the information on this page useful?

Characters remaining:

Feedback Message