1.2.2. Generating 156.25 MHz and 312.5 MHz Clock
- Instantiate a separate 312.5 MHz clock from any existing PLL in the design.
- Connect this clock source to tx_312_5_clk and rx_312_5_clk signals.
Both clock signals can share the same clock source.
Did you find the information on this page useful?