Intel® MAX® 10 User Flash Memory User Guide

ID 683180
Date 8/30/2022
Public
Document Table of Contents

4.1. On-Chip Flash Intel® FPGA IP Core

The IP core design flow helps you get started with any IP core.

The On-Chip Flash Intel® FPGA IP core is installed as part of the Intel® Quartus® Prime installation process. You can select and parameterize any IP core from the Intel FPGA IP library. Intel provides an integrated parameter editor that allows you to customize the On-Chip Flash Intel® FPGA IP core to support a wide variety of applications. The parameter editor guides you through the setting of parameter values and selection of optional ports.

Did you find the information on this page useful?

Characters remaining:

Feedback Message