Intel® High Level Synthesis Compiler Pro Edition: Best Practices Guide

ID 683152
Date 12/19/2022
Document Table of Contents Pipelining Across Component Invocations

The pipelining of work across component invocations is similar to how loops are pipelined.

The Intel® HLS Compiler attempts to schedule the execution of component invocations such that the next invocation of a component enters the pipeline before the previous invocation has completed.

Did you find the information on this page useful?

Characters remaining:

Feedback Message