GPIO Intel® FPGA IP User Guide: Intel® Arria® 10 and Intel® Cyclone® 10 GX Devices

ID 683136
Date 1/25/2022
Public
Document Table of Contents

Shared Signals

  • The input, output, and OE paths share the same clear and preset signals.
  • The output and OE path shares the same clock signals.

Did you find the information on this page useful?

Characters remaining:

Feedback Message