18.104.22.168. SD-SDI Timing Jitter With External VCXO Which Receive FVH Sync Signals
In Intel® Agilex™ device family, this signal is not accurate enough to clock the external VCXO in SD-SDI mode for genlocking purpose. As a workaround, Intel recommends to use an external sync separator to generate this signal to the external VCXO. Alternatively, you can use parallel loopback without VCXO design example.
Did you find the information on this page useful?