Intel Agilex® 7 SEU Mitigation User Guide

Download PDF
ID 683128
Date 2/20/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents
Document Table of Contents x
1. Intel Agilex® 7 SEU Mitigation Overview 2. Intel Agilex® 7 CRAM Error Mitigation 3. Secure Device Manager ECC and SmartVID Errors Detection 4. Intel Agilex® 7 SEU Mitigation Implementation Guides 5. IP and Software References 6. Intel Agilex® 7 SEU Mitigation User Guide Archives 7. Document Revision History for the Intel Agilex® 7 SEU Mitigation User Guide
1. Intel Agilex® 7 SEU Mitigation Overview x
1.1. SEU Mitigation Techniques 1.2. Configuration RAM 1.3. Memory Blocks 1.4. Secure Device Manager ECC and SmartVID 1.5. Triple Modular Redundancy 1.6. Failure Rates
2. Intel Agilex® 7 CRAM Error Mitigation x
2.1. CRAM Error Detection and Correction 2.2. Error Message Queue 2.3. Scrubbing 2.4. SEU Sensitivity Processing 2.5. Design Hierarchy Sensitivity Classification 2.6. Evaluation of System Response to Upsets
2.3. Scrubbing x
2.3.1. Internal Scrubbing 2.3.2. Priority Scrubbing
2.4. SEU Sensitivity Processing x
2.4.1. Advanced SEU Detection Intel® FPGA IP
2.4.1. Advanced SEU Detection Intel® FPGA IP x
2.4.1.1. Release Information for Advanced SEU Detection Intel® FPGA IP 2.4.1.2. On-Chip Lookup Sensitivity Processing 2.4.1.3. Off-Chip Lookup Sensitivity Processing 2.4.1.4. Sensitivity Map Header Lookup
2.5. Design Hierarchy Sensitivity Classification x
2.5.1. Hierarchy Tagging
2.6. Evaluation of System Response to Upsets x
2.6.1. Fault Injection Debugger
3. Secure Device Manager ECC and SmartVID Errors Detection x
3.1. SDM ECC Error Message Bits 3.2. SmartVID Error Message Bits 3.3. SDM ECC and SmartVID Errors Signals Behavior
4. Intel Agilex® 7 SEU Mitigation Implementation Guides x
4.1. Setting the SEU_ERROR Pin 4.2. Setting Up the SEU Mitigation Features 4.3. Enabling Priority Scrubbing 4.4. Assigning Regions for Hierarchy Tagging 4.5. Sensitivity Map Header 4.6. Using the Fault Injection Debugger
4.5. Sensitivity Map Header x
4.5.1. Programming the .smh File into Memory 4.5.2. Looking up the Sensitivity Map Header
4.5.2. Looking up the Sensitivity Map Header x
4.5.2.1. Sensitivity Map Header Revision 4 File Format Reference
4.6. Using the Fault Injection Debugger x
4.6.1. Launching and Setting Up the Fault Injection Debugger 4.6.2. Configuring Your Device using a Software Object File (.sof) 4.6.3. Constraining Regions for Fault Injection 4.6.4. Injecting Errors to Random Locations 4.6.5. Injecting Errors to Specific Locations 4.6.6. Injecting Double Adjacent Errors 4.6.7. Injecting SDM ECC Errors 4.6.8. Analyzing SEU or SDM ECC Errors Using Signal Tap
4.6.6. Injecting Double Adjacent Errors x
4.6.6.1. Injecting Double Adjacent Errors: Command-Line Interface 4.6.6.2. Injecting Double Adjacent Errors: GUI with Tcl Console
4.6.7. Injecting SDM ECC Errors x
4.6.7.1. Injecting SDM ECC Errors: Command-Line Interface 4.6.7.2. Injecting SDM ECC Errors: GUI
5. IP and Software References x
5.1. Advanced SEU Detection Intel® FPGA IP References 5.2. Fault Injection Debugger Software References
5.1. Advanced SEU Detection Intel® FPGA IP References x
5.1.1. Advanced SEU Detection Intel® FPGA IP Parameter Settings 5.1.2. Advanced SEU Detection Intel® FPGA IP Ports
5.2. Fault Injection Debugger Software References x
5.2.1. Fault Injection Debugger GUI Tool 5.2.2. Fault Injection Debugger Command-Line Interface
1. Intel Agilex® 7 SEU Mitigation Overview
2. Intel Agilex® 7 CRAM Error Mitigation
3. Secure Device Manager ECC and SmartVID Errors Detection
4. Intel Agilex® 7 SEU Mitigation Implementation Guides
5. IP and Software References
6. Intel Agilex® 7 SEU Mitigation User Guide Archives
7. Document Revision History for the Intel Agilex® 7 SEU Mitigation User Guide

2.2. Error Message Queue

When it detects an SEU error, the Intel Agilex® 7 device stores the error information in the error message queue. Each error message records the sector address, type, and location of the error. The error message queue is capable of storing a maximum of eight different messages. A warning message appears if the error message queue has more than eight different messages. Click Read EMR to display and clear the error message queue.

The SEU_ERROR signal goes high whenever the error message queue contains one or more error messages. The signal stays high if there is an error message in the queue. The SEU_ERROR signal goes low only when the SEU error message queue is empty—after you read out all the error messages. You must set the SEU_ERROR pin function to observe the SEU_ERROR pin behavior.

To retrieve the error message queue contents, use these tools:

  • Intel® Quartus® Prime Fault Injection Debugger
  • Advanced SEU Detection Intel® FPGA IP
  • Mailbox command
You may send the mailbox command via JTAG interface using Configuration Debugger Tool to retrieve the SEU error message:
  1. From the Intel® Quartus® Prime menu, select Tools > Configuration Debugger.
  2. Select the hardware in Hardware Setup and click Load Device to select your device.
  3. Click View and select SDM Tool to enable the Mailbox Client window.
  4. Specify the Command Code and Parameter List.
  5. Click Send and read the response in Session Log.
Figure 2. Executing the read_seu_error Mailbox Command via JTAG Interface Using the Configuration Debugger ToolThe figure below shows a corrected error at sector 17 in frame 7D0 and bit F83.

The SDM firmware may not capture the SEU error if the SEU error occurs within the sectors used for partial reconfiguration, from one SEU interval before the partial reconfiguration until the partial reconfiguration completion.

Table 4.  SEU Error Message Bit Description
Name Width Bit Description

Sector address

(Most significant 32-bit word in avst_seu_source_data signal)

32 31:24 Reserved
23:16 Sector address of the error
15:8 Reserved
7:4 Error Type:
  • 0000—SEU error
  • 0001—SDM and Subsystem ECC Error
  • 0010—Misc CNT error1
  • 0011—SmartVID error
  • 0100—Misc SDM error
  • Remaining values—reserved
3:0 Reserved

Error location2

(Least significant 32-bit word in avst_seu_source_data signal)

32 31:29 Error type:
  • 001—single bit error
  • 010—double adjacent bit error
  • 011—uncorrectable multiple bits error
28 Correction Status:
  • 0—not corrected
  • 1—corrected
27:25 Reserved
24:12 Bit position within the frame
11:0 Combination of row and frame index
Related Information
1 Contact Intel Customer Support for further assistance when you see this error.
2 For single bit error with internal scrubbing, the error location provides the error bit position. For multiple bit errors or single bit error without internal scrubbing, bit [24:0] returns 0.
Level Two Title