F-Tile Serial Lite IV Intel® FPGA IP User Guide

ID 683074
Date 4/01/2024
Document Table of Contents

4.4.1. TX Reset and Initialization Sequence

The TX reset sequence for F-Tile Serial Lite IV Intel® FPGA IP is as follows:
  1. Assert tx_pcs_fec_phy_reset_n, tx_core_rst_n, reconfig_reset, and reconfig_sl_reset simultaneously to reset the F-Tile hard IP, MAC, and reconfiguration blocks. Release tx_pcs_fec_phy_reset_n and reconfiguration reset after waiting for tx_reset_ack to ensure the blocks are properly reset.
  2. Release the tx_core_rst_n signal after tx_pll_locked signal goes high.
  3. The IP then asserts the phy_tx_lanes_stable and phy_ehip_ready signals after tx_core_rst_n is released, to indicate the TX PHY is ready for transmission.
  4. The IP starts transmitting IDLE characters on the MII interface once the MAC is out of reset. There is no requirement for TX lane alignment and skewing because all lanes use the same clock.
  5. While transmitting IDLE characters, the MAC asserts the tx_link_up signal.
  6. The MAC then starts transmitting ALIGN paired with START/END or END/START CW at a fixed interval to initiate the lane alignment process of the connected receiver.
Figure 24. TX Reset and Initialization Timing Diagram