F-Tile Serial Lite IV Intel® FPGA IP User Guide

Download PDF
ID 683074
Date 4/01/2024
Public
Document Table of Contents
Document Table of Contents x
1. About the F-Tile Serial Lite IV Intel® FPGA IP User Guide 2. F-Tile Serial Lite IV Intel® FPGA IP Overview 3. Getting Started 4. Functional Description 5. Parameters 6. F-Tile Serial Lite IV Intel® FPGA IP Interface Signals 7. Control and Status Registers 8. Designing with F-Tile Serial Lite IV Intel® FPGA IP 9. F-Tile Serial Lite IV Intel® FPGA IP User Guide Archives 10. Document Revision History for the F-Tile Serial Lite IV Intel® FPGA IP User Guide
2. F-Tile Serial Lite IV Intel® FPGA IP Overview x
2.1. Release Information 2.2. Supported Features 2.3. IP Version Support Level 2.4. Device Speed Grade Support 2.5. Resource Utilization and Latency 2.6. Bandwidth Efficiency
3. Getting Started x
3.1. Installing and Licensing Intel® FPGA IP Cores 3.2. Specifying the IP Parameters and Options 3.3. Generated File Structure 3.4. Simulating Intel® FPGA IP Cores 3.5. Synthesizing IP Cores in Other EDA Tools 3.6. Compiling the Full Design
3.1. Installing and Licensing Intel® FPGA IP Cores x
3.1.1. Intel® FPGA IP Evaluation Mode
3.4. Simulating Intel® FPGA IP Cores x
3.4.1. Simulating and Verifying the Design
4. Functional Description x
4.1. TX Datapath 4.2. RX Datapath 4.3. F-Tile Serial Lite IV Intel® FPGA IP Clock Architecture 4.4. Reset and Link Initialization 4.5. Link Rate and Bandwidth Efficiency Calculation 4.6. 32-bit Soft CWBIN Counters 4.7. i_stats_snapshot Port 4.8. Deterministic Latency
4.1. TX Datapath x
4.1.1. TX MAC Adapter 4.1.2. Control Word (CW) Insertion 4.1.3. TX CRC 4.1.4. TX MII Encoder 4.1.5. TX PCS and PMA
4.1.2. Control Word (CW) Insertion x
4.1.2.1. Start-of-burst CW 4.1.2.2. End-of-burst CW 4.1.2.3. Alignment Paired CW 4.1.2.4. Empty-cycle CW 4.1.2.5. Idle CW 4.1.2.6. Data Word
4.2. RX Datapath x
4.2.1. RX PCS and PMA 4.2.2. RX MII Decoder 4.2.3. RX CRC 4.2.4. RX Deskew 4.2.5. RX CW Removal
4.4. Reset and Link Initialization x
4.4.1. TX Reset and Initialization Sequence 4.4.2. RX Reset and Initialization Sequence
6. F-Tile Serial Lite IV Intel® FPGA IP Interface Signals x
6.1. Clock Signals 6.2. Reset Signals 6.3. MAC Signals 6.4. Transceiver Reconfiguration Signals 6.5. PMA Signals
7. Control and Status Registers x
7.1. F-Tile Serial Lite IV Intel® FPGA IP Soft CSR
8. Designing with F-Tile Serial Lite IV Intel® FPGA IP x
8.1. Reset Guidelines 8.2. Error Handling Guidelines 8.3. Analog Parameter Settings
1. About the F-Tile Serial Lite IV Intel® FPGA IP User Guide
2. F-Tile Serial Lite IV Intel® FPGA IP Overview
3. Getting Started
4. Functional Description
5. Parameters
6. F-Tile Serial Lite IV Intel® FPGA IP Interface Signals
7. Control and Status Registers
8. Designing with F-Tile Serial Lite IV Intel® FPGA IP
9. F-Tile Serial Lite IV Intel® FPGA IP User Guide Archives
10. Document Revision History for the F-Tile Serial Lite IV Intel® FPGA IP User Guide

4.3. F-Tile Serial Lite IV Intel® FPGA IP Clock Architecture

The F-Tile Serial Lite IV Intel® FPGA IP has six clocks which generate clocks to different blocks:
  • Transceiver reference clock (xcvr_ref_clk)—Input clock from external clock chips or oscillators which generates clocks for TX PMA and RX PMA. Refer to Parameters for supported frequency range.
  • TX core clock (tx_core_clk)—This clock is derived from transceiver PLL and is used for EFIFO and TX MAC. This clock is also an output clock from the F-Tile transceiver to connect to the TX user logic.
  • RX core clock (rx_core_clk)—This clock is derived from the Clock Data Recovery (CDR) PLL and is used for EFIFO, RX deskew FIFO, and RX MAC. This clock is also an output clock from the F-Tile transceiver to connect to the RX user logic.
  • Clock for PMA reconfiguration interface (reconfig_clk)—input clock from external clock circuits or oscillators which generates clocks for F-Tile transceiver reconfiguration interface in both TX and RX PMA. The clock frequency is 100 to 162 MHz.
  • Clock for datapath reconfiguration interface (reconfig_sl_clk)—input clock from external clock circuits or oscillators which generates clocks for F-Tile transceiver reconfiguration interface in both TX and RX, PCS, FEC, and soft CSR. The clock frequency is 100 to 162 MHz.
  • System PLL clock (sysclk)—used for TX/RX EFIFO, and PCS.

The following block diagram shows F-Tile Serial Lite IV Intel® FPGA IP clock domains and the connections within the IP.

Figure 22.  F-Tile Serial Lite IV Intel® FPGA IP Clock Architecture
Level Two Title