P-Tile Avalon® Streaming Intel® FPGA IP for PCI Express* User Guide
A newer version of this document is available. Customers should click here to go to the newest version.
Visible to Intel only — GUID: bdp1567104709653
Ixiasoft
Visible to Intel only — GUID: bdp1567104709653
Ixiasoft
E.5. Compile and Simulate
You can run simulations in batch mode.
In batch mode, the VCS script compiles the design and runs the simulation until $finish(). Run the following command under the <example design folder>/pcie_ed_tb/pcie_ed_tb/sim/synopsys/vcs folder.
% sh ./vcs_setup.sh USER_DEFINED_SIM_OPTIONS=””
Setting USER_DEFINED_SIM_OPTIONS to an empty string overrides the default USER_DEFINED_SIM_OPTIONS and allows the simulation to run until $finish().