Visible to Intel only — GUID: nik1412467934798
Ixiasoft
1. Introduction to the Avalon® Interface Specifications
2. Avalon® Clock and Reset Interfaces
3. Avalon® Memory-Mapped Interfaces
4. Avalon® Interrupt Interfaces
5. Avalon® Streaming Interfaces
6. Avalon® Streaming Credit Interfaces
7. Avalon® Conduit Interfaces
8. Avalon® Tristate Conduit Interface
A. Deprecated Signals
B. Document Revision History for the Avalon® Interface Specifications
2.1. Avalon® Clock Sink Signal Roles
2.2. Clock Sink Properties
2.3. Associated Clock Interfaces
2.4. Avalon® Clock Source Signal Roles
2.5. Clock Source Properties
2.6. Reset Sink
2.7. Reset Sink Interface Properties
2.8. Associated Reset Interfaces
2.9. Reset Source
2.10. Reset Source Interface Properties
5.1. Terms and Concepts
5.2. Avalon® Streaming Interface Signal Roles
5.3. Signal Sequencing and Timing
5.4. Avalon® -ST Interface Properties
5.5. Typical Data Transfers
5.6. Signal Details
5.7. Data Layout
5.8. Data Transfer without Backpressure
5.9. Data Transfer with Backpressure
5.10. Packet Data Transfers
5.11. Signal Details
5.12. Protocol Details
Visible to Intel only — GUID: nik1412467934798
Ixiasoft
2.10. Reset Source Interface Properties
Name | Default Value | Legal Values | Description |
---|---|---|---|
associatedClock | N/A | a clock name | The name of a clock to which this interface synchronized. Required if the value of synchronousEdges is DEASSERT or BOTH. |
associatedDirectReset | N/A | a reset name | The name of the reset input that directly drives this reset source through a one-to-one link. |
associatedResetSinks | N/A | a reset name | Specifies reset inputs that cause a reset source to assert reset. For example, a reset synchronizer that performs an OR operation with multiple reset inputs to generate a reset output. |
synchronousEdges | DEASSERT | NONE DEASSERT BOTH |
Indicates the reset output's synchronization. The following values are defined:
|