Visible to Intel only — GUID: nik1412467991550
Ixiasoft
1. Introduction to the Avalon® Interface Specifications
2. Avalon® Clock and Reset Interfaces
3. Avalon® Memory-Mapped Interfaces
4. Avalon® Interrupt Interfaces
5. Avalon® Streaming Interfaces
6. Avalon® Streaming Credit Interfaces
7. Avalon® Conduit Interfaces
8. Avalon® Tristate Conduit Interface
A. Deprecated Signals
B. Document Revision History for the Avalon® Interface Specifications
2.1. Avalon® Clock Sink Signal Roles
2.2. Clock Sink Properties
2.3. Associated Clock Interfaces
2.4. Avalon® Clock Source Signal Roles
2.5. Clock Source Properties
2.6. Reset Sink
2.7. Reset Sink Interface Properties
2.8. Associated Reset Interfaces
2.9. Reset Source
2.10. Reset Source Interface Properties
5.1. Terms and Concepts
5.2. Avalon® Streaming Interface Signal Roles
5.3. Signal Sequencing and Timing
5.4. Avalon® -ST Interface Properties
5.5. Typical Data Transfers
5.6. Signal Details
5.7. Data Layout
5.8. Data Transfer without Backpressure
5.9. Data Transfer with Backpressure
5.10. Packet Data Transfers
5.11. Signal Details
5.12. Protocol Details
Visible to Intel only — GUID: nik1412467991550
Ixiasoft
B. Document Revision History for the Avalon® Interface Specifications
Document Version | Quartus® Prime Version | Changes |
---|---|---|
2022.09.26 | 22.3 | Added some clarification to the definition of the waitrequestAllowance property in the Interface Properties section. |
2022.01.24 | 20.1 | Changed the maximum value of the data signal, the dataBitsPerSymbol parameter, and the symbolsPerBeat parameter to 8192 in the Avalon® Streaming Credit Interface Signal Roles section. |
2021.05.27 | 20.1 | Converted non-inclusive terms to "host" and "agent" inclusive terms for Avalon® interface descriptions throughout the document. |
2021.04.26 | 20.1 | Added more clarification for the readyLatency property to the Avalon® -ST Interface Properties section. Also added a Note with a description of the Avalon® streaming interconnect that connects Avalon® streaming source/sink BFMs or custom components to the same section. |
2020.12.21 | 20.1 | Changed references to readyLatency to the correct parameter readLatency in the Pipelined Read Transfers with Fixed Latency section. |
2020.05.26 | 20.1 | Added more description for the timings diagram Figure 27 in section Data Transfers Using readyLatency and readyAllowance . |
2020.05.07 | 20.1 | Added some clarification for the timing behavior of the signal writeresponsevalid to the Avalon® Memory-Mapped Interface Signal Roles section. Updated the bus widths for the data and empty signals in the Avalon® Streaming Interface Signal Roles section. |
2020.04.13 | 20.1 | Added the chapter Avalon® Streaming Credit Interfaces. |
2020.01.03 | 18.1 | Corrected the definition of the burstOnBurstBoundaries interface property. When true, the burst must begin on a multiple of the maximum burst size. |
2019.10.08 | 18.1 | Removed references to symbolsPerBeat because it is a deprecated parameter. Added a note in the Data Layout topic to clarify that the Avalon Streaming Interface supports both big-endian and little-endian modes. |
2019.10.03 | 18.1 | Corrected the property that specifies the fixed latency in the Pipelined Read Transfers with Fixed Latency topic. The readyLatency property, not the readWaitTime property specifies this value. |
2018.09.26 | 18.1 | In the Write Bursts section, added a statement saying that writes with byteenables being all 0's are passed on to the Avalon® -MM agent as valid transactions. |
2018.09.24 | 18.1 | In Avalon Memory-Mapped Interface Signal Roles, added consecutive byte-enable support. |
2018.05.22 | 18.0 | Made the following changes:
|
2018.05.07 | 18.0 | Made the following changes:
|
2018.03.22 | 17.1 | Made the following changes:
|
November 2017 | 17.1 | Made the following changes:
|
May 2017 | Quartus® Prime Pro v17.1 Stratix® 10 ES Editions | Made the following changes:
|
December 2015 | 15.1 | Made the following changes:
|
March 2015 | 14.1 | Fixed typo in Figure 1-1. |
January 2015 | 14.1 | Made the following changes:
|
June 2014 | 14.0 |
|
April 2014 | 13.01 | Corrected Read and Write Transfers with Waitrequest In Avalon Memory-Mapped Interfaces chapter . |
May 2013 | 13.0 | Made the following changes:
|
May 2011 | 11.0 | Initial release of the Avalon Interface Specifications. |