Visible to Intel only — GUID: nik1412467938916
Ixiasoft
1. Introduction to the Avalon® Interface Specifications
2. Avalon® Clock and Reset Interfaces
3. Avalon® Memory-Mapped Interfaces
4. Avalon® Interrupt Interfaces
5. Avalon® Streaming Interfaces
6. Avalon® Streaming Credit Interfaces
7. Avalon® Conduit Interfaces
8. Avalon® Tristate Conduit Interface
A. Deprecated Signals
B. Document Revision History for the Avalon® Interface Specifications
2.1. Avalon® Clock Sink Signal Roles
2.2. Clock Sink Properties
2.3. Associated Clock Interfaces
2.4. Avalon® Clock Source Signal Roles
2.5. Clock Source Properties
2.6. Reset Sink
2.7. Reset Sink Interface Properties
2.8. Associated Reset Interfaces
2.9. Reset Source
2.10. Reset Source Interface Properties
5.1. Terms and Concepts
5.2. Avalon® Streaming Interface Signal Roles
5.3. Signal Sequencing and Timing
5.4. Avalon® -ST Interface Properties
5.5. Typical Data Transfers
5.6. Signal Details
5.7. Data Layout
5.8. Data Transfer without Backpressure
5.9. Data Transfer with Backpressure
5.10. Packet Data Transfers
5.11. Signal Details
5.12. Protocol Details
Visible to Intel only — GUID: nik1412467938916
Ixiasoft
3.1. Introduction to Avalon® Memory-Mapped Interfaces
You can use Avalon® Memory-Mapped ( Avalon® -MM) interfaces to implement read and write interfaces for Host and Agent components. The following are examples of components that typically include memory-mapped interfaces:
- Microprocessors
- Memories
- UARTs
- DMAs
- Timers
Avalon® -MM interfaces range from simple to complex. For example, SRAM interfaces that have fixed-cycle read and write transfers have simple Avalon® -MM interfaces. Pipelined interfaces capable of burst transfers are complex.
Figure 5. Focus on Avalon® -MM Agent TransfersThe following figure shows a typical system, highlighting the Avalon® -MM agent interface connection to the interconnect fabric.
Avalon® -MM components typically include only the signals required for the component logic.
Figure 6. Example Agent ComponentThe 16-bit general-purpose I/O peripheral shown in the following figure only responds to write requests. This component includes only the Agent signals required for write transfers.
Each signal in an Avalon® -MM agent corresponds to exactly one Avalon® -MM signal role. An Avalon® -MM interface can use only one instance of each signal role.