MAX® V CPLDs

MAX® V CPLDs offer a unique, non-volatile architecture, delivering low power and on-chip features, suitable for Intel Edge-Centric applications.

See also: MAX® V CPLDs Design SoftwareDownloadsCommunity, and Support

MAX® V CPLDs

{"collectionRelationTags":{"relations":{"OR":["etm-C29F58D8-B31D-4109-B8FC-F6D026341F6C","etm-9A05AA22-DCA0-413D-BFCE-F341DA4FFAA5"],"EXCLUDE":["etm-3bb2fede81914ffabfb7e39c78121719"]},"featuredIds":[]},"collectionId":"653143","resultPerPage":15.0,"filters":[{"facetId":"ContentType","type":"ContentType","deprecated":true,"name":"ContentType"},{"facetId":"fpgadevicefamily","type":"fpgadevicefamily","deprecated":true,"name":"fpgadevicefamily"},{"facetId":"@stm_10386_en","field":"stm_10386_en","type":"specific","basePath":"Curated","displayName":"Curated","deprecated":false},{"facetId":"lastupdated","type":"lastupdated","deprecated":true,"name":"lastupdated"}],"coveoRequestHardLimit":"1000","accessDetailsPagePath":"/content/www/us/en/secure/design/internal/access-details.html","cardView":false,"defaultImagesPath":"/content/dam/www/public/us/en/images/uatable/default-icons","coveoMaxResults":5000,"fpgaFacetRootPaths":"{\"fpgadevicefamily\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Programmable Devices\"],\"quartusedition\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software\"],\"quartusaddon\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® Quartus Software - Add-ons\"],\"fpgaplatform\":[\"Primary Content Tagging\",\"Intel® FPGAs\",\"Intel® FPGA Platforms\"]}"}