Skip To Main Content
Intel logo - Return to the home page
My Tools

Select Your Language

  • Bahasa Indonesia
  • Deutsch
  • English
  • Español
  • Français
  • Português
  • Tiếng Việt
  • ไทย
  • 한국어
  • 日本語
  • 简体中文
  • 繁體中文
Sign In to access restricted content

Using Intel.com Search

You can easily search the entire Intel.com site in several ways.

  • Brand Name: Core i9
  • Document Number: 123456
  • Code Name: Emerald Rapids
  • Special Operators: “Ice Lake”, Ice AND Lake, Ice OR Lake, Ice*

Quick Links

You can also try the quick links below to see results for most popular searches.

  • Product Information
  • Support
  • Drivers & Software

Recent Searches

Sign In to access restricted content

Advanced Search

Only search in

Sign in to access restricted content.
  1. Intel® Products
  2. Altera® FPGA, SoC FPGA and CPLD
  3. Altera® FPGA Intellectual Property
  4. Interface Protocols IP Cores
  5. R-tile PCIe Hard IP

The browser version you are using is not recommended for this site.
Please consider upgrading to the latest version of your browser by clicking one of the following links.

  • Safari
  • Chrome
  • Edge
  • Firefox

R-Tile PCIe* Hard IP

R-Tile is a FPGA companion tile that supports configurations up to PCIe 5.0 x16 in Endpoint (EP), Root Port (RP), and Transaction Layer (TL) Bypass modes. PCIe 3.0, 4.0, and 5.0 configurations are natively supported. R-Tile also supports up to 16 SerDes channels through a PHY Interface for PCIe (PIPE) 5.1.1 in SerDes Architecture mode.

R-Tile PCIe* Hard IP

Companion Tile in Agilex™ 7 FPGA I-Series and M-Series Devices

  • Available as hard IP (HIP) on R-Tile
    • Full protocol stack implemented as hard IP with capability to bypass Transaction Layer
  • Full PCIe 5.0 x16 performance and PCI-SIG compliant IP Core
  • Blending both hard IP and soft IP for PCI Express provides the utmost flexibility, performance, and productivity
  • Ordering Information
  • Documentation
  • Key Features
IP Included in Quartus® Prime Design Software Ordering Codes
R-Tile PCIe* Hard IP Yes No ordering code required
View all Show less

R-Tile Avalon® Streaming Intel® FPGA IP for PCIe User Guide

R-Tile Avalon® Streaming Intel® FPGA IP for PCIe Design Example User Guide

Intel FPGA IP Release Notes

PCle IP Support Center

Standards and Specifications Compliance

  • PCIe 5.0 Base Spec. Rev. 5.0, 1.0
  • PIPE Serdes (SerDes-mode) Spec. 5.1
  • R-tile PCIe Hard IP has passed PCI-SIG Compliance testing at the April'22 workshop. Refer to PCI-SIG Integrators List

Features

  • Includes a complete protocol stack including the Transaction, Data Link, and Physical Layers implemented as Hard IP
  • PIPE mode support
  • Natively supports PCIe 5.0/4.0/3.0 configurations with 2.0/1.0 configurations support via link down-training
  • Supports Root Port and Endpoint modes
  • Support for TL-Bypass mode to enable either UP-port or Down-port functionality for working with fabric-based PCIe Switch IP
  • Various multilink EP, RP modes in lower width x4, x8 configurations available
  • Multiple Bifurcation options
  • Single Virtual Channel support
  • Up to 512-byte Maximum Payload Size (MPS)
  • Up to 4096-byte (4 KB) Maximum Read Request Size (MRRS)
  • Support for various clocking modes: Common Reference Clock (refclk), Independent Reference Clock (refclk) with and without Spread Spectrum (SRIS, SRNS)
  • Advanced Error Reporting
  • Precision Time Management (PTM)
  • Supports D0 and D3 PCIe power states
  • Supports autonomous Hard IP mode that allows the PCIe Hard IP to communicate with the Host before the FPGA configuration and entry into user mode are complete
  • FPGA core Configuration via PCIe link (CVP Init and CVP Update) and Partial Reconfiguration (PR) over PCIe link

Multifunction and Virtualization Features

  • SR-IOV support (8 PFs, 2K VFs per each Endpoint)
  • VirtIO support via configuration intercept interface
  • Scalable I/O and Shared Virtual Memory (SVM) support
  • Access Control Service (ACS)
  • Alternative Routing-ID Interpretation (ARI)
  • Function Level Reset (FLR)
  • Support for TLP Processing Hint (TPH)
  • Address Translation Services (ATS)
  • Process Address Space ID (PasID)

User Interface Features

  • Avalon® Streaming Interface (Avalon-ST)
  • User packet interface with separate header, data, and prefix
  • Quad segmented user packet interface with the ability to handle up to four TLPs in any given cycle (x16 core only)
  • Extended Tag Support
  • 10-bit Tag Support (maximum of 768 outstanding tags (x16) / 512 outstanding tags (x4/x8) at any given time, for all functions combined)

Complementary IPs

  • Scalable Switch IP for PCI Express
  • AXI Multichannel DMA IP for PCI Express (AXI-Stream Interface)
  • Multi Channel DMA IP for PCI Express (AVMM / AVST Interfaces)

IP Debug Features

  • Debug toolkit features:
  • Protocol and link status information
  • Basic and advanced debugging capabilities including PMA register access and Eye Viewing capability

Driver Support

  • Linux device drivers

Boards and Kits

Altera – Agilex™ 7 FPGA I-Series Development Kit

Altera – Agilex™ 7 FPGA M-Series Development Kit – HBM2e Edition

Additional Resources

Find IP

Find the right Altera® FPGA Intellectual Property core for your needs.

Technical Support

For technical support on this IP core, please visit Support Resources or Intel® Premier Support. You may also search for related topics on this function in the Knowledge Center and Communities.

IP Evaluation and Purchase

Evaluation mode and purchasing information for Altera® FPGA Intellectual Property cores.

IP Base Suite

Free Altera® FPGA IP Core licenses with an active license for Quartus® Prime Standard or Pro Edition Software.

Design Examples

Download design examples and reference designs for Altera® FPGA devices.

Contact Sales

Get in touch with sales for your Altera® FPGA product design and acceleration needs.

Show more Show less
Compare Products
  • Company Overview
  • Contact Intel
  • Newsroom
  • Investors
  • Careers
  • Corporate Responsibility
  • Inclusion
  • Public Policy
  • © Intel Corporation
  • Terms of Use
  • *Trademarks
  • Cookies
  • Privacy
  • Supply Chain Transparency
  • Site Map
  • Recycling
  • Your Privacy Choices California Consumer Privacy Act (CCPA) Opt-Out Icon
  • Notice at Collection

Intel technologies may require enabled hardware, software or service activation. // No product or component can be absolutely secure. // Your costs and results may vary. // Performance varies by use, configuration, and other factors. Learn more at intel.com/performanceindex. // See our complete legal Notices and Disclaimers. // Intel is committed to respecting human rights and avoiding causing or contributing to adverse impacts on human rights. See Intel’s Global Human Rights Principles. Intel’s products and software are intended only to be used in applications that do not cause or contribute to adverse impacts on human rights.

Intel Footer Logo