R-Tile PCIe* Hard IP
R-tile is a FPGA companion tile that supports PCIe* configurations up to 5 x16 in Endpoint (EP), Root Port (RP) and Transaction Layer Packet (TLP) Bypass modes. PCIe 3.0, 4.0 and 5.0 configurations are natively supported. R-tile also supports up to 16 SerDes channels through a PHY Interface for PCIe (PIPE) 5.1.1 in SerDes Architecture mode.
R-tile serves as a companion tile for the Intel Agilex® 7 FPGA I-series devices.
R-tile Avalon® Streaming Intel® FPGA IP for PCIe user guide ›
R-tile Avalon® Streaming Intel® FPGA IP for PCIe design example user guide ›
R-Tile PCIe* Hard IP
Standards & Specifications Compliance
- PCIe 5.0 Base Spec. Rev. 5.0, 1.0
- PIPE Serdes (SerDes-mode) Spec. 5.1
- R-tile PCIe Hard IP has passed PCI-SIG Compliance testing at the April'22 workshop. Refer to PCI-SIG Integrators List.
Features
- Includes a complete protocol stack including the Transaction, Data Link, and Physical Layers implemented as a Hard IP.
- Support for PIPE mode
- Natively supports PCIe* 3.0/4.0/5.0 configurations with 1.0/2.0 configurations support via link down-training.
- Supports Root Port (RP) and Endpoint (EP) modes.
- Support for TL-Bypass mode to enable either UP-port or Down-port functionality for working with fabric-based PCI Switch IP.
- Supports various multilink EP, RP modes in lower width x8, x4 configurations
- Single Virtual Channel support
- Supports up to 512-byte maximum payload size (MPS).
- Supports up to 4096-byte (4 KB) maximum read request size (MRRS).
- Support for various clocking modes: Common Reflect, Independent Refclks with & without Spread spectrum (SRIS, SRNS)
- PCIe* Advanced Error Reporting
- Supports D0 and D3 PCIe power states.
- Supports autonomous Hard IP mode that allows the PCIe Hard IP to communicate with the Host before the FPGA configuration and entry into user mode are complete.
- FPGA core configuration via PCIe link (CVP Init and CVP Update).
Multifunction and Virtualization Features
- SR-IOV support (8 PFs, 2K VFs per each Endpoint)
- VirtIO support via configuration intercept interface
- Scalable I/O and shared virtual memory (SVM) support (future)
- Access control service (ACS)
- Alternative routing-ID interpretation (ARI)
- Function level reset (FLR)
- Support for TLP processing hint (TPH)
- Suppot for Address Translation Services (ATS)
- Process address space ID (PasID)
User Interface Features
- Avalon® streaming interface (Avalon-ST)
- User packet interface with separate header, data and prefix.
- Quad segmented user packet interface with the ability to handle up to four TLPs in any given cycle (x16 core only).
- Extended Tag Support.
- 10-bit Tag Support (Maximum of 768 outstanding tags (x16) / 512 outstanding tags (x8/x4) at any given time, for all functions combined).
IP Debug Features
- Debug toolkit including the following features:
- Protocol and link status information.
- Basic and advanced debugging capabilities including PMA register access and Eye viewing capability.
Driver Support
- Linux device drivers
Related Links
Documentation
Device and Hardware Development Kit Support
Additional Resources
Find IP
Find the right Intel® FPGA Intellectual Property core for your needs.
Technical Support
For technical support on this IP core, please visit Support Resources or Intel® Premier Support. You may also search for related topics on this function in the Knowledge Center and Communities.
IP Evaluation and Purchase
Evaluation mode and purchasing information for Intel® FPGA Intellectual Property cores.
Designing with Intel® FPGA IP
Learn more about designing with Intel® FPGA IP, a large selection of off-the-shelf cores optimized for Intel® FPGAs.
IP Base Suite
Free Intel® FPGA IP Core licenses with an active license for Intel® Quartus® Prime Standard or Pro Edition Software.
Design Examples
Download design examples and reference designs for Intel® FPGA devices.
Contact Sales
Get in touch with sales for your Intel® FPGA product design and acceleration needs.