Skip To Main Content
Intel logo - Return to the home page
My Tools

Select Your Language

  • Bahasa Indonesia
  • Deutsch
  • English
  • Español
  • Français
  • Português
  • Tiếng Việt
  • ไทย
  • 한국어
  • 日本語
  • 简体中文
  • 繁體中文
Sign In to access restricted content

Using Intel.com Search

You can easily search the entire Intel.com site in several ways.

  • Brand Name: Core i9
  • Document Number: 123456
  • Code Name: Alder Lake
  • Special Operators: “Ice Lake”, Ice AND Lake, Ice OR Lake, Ice*

Quick Links

You can also try the quick links below to see results for most popular searches.

  • Product Information
  • Support
  • Drivers & Software

Recent Searches

Sign In to access restricted content

Advanced Search

Only search in

Sign in to access restricted content.
  1. Intel® Products
  2. Intel® FPGA, SoC FPGA and CPLD
  3. Intel® FPGA Intellectual Property
  4. Interface Protocols IP Cores
  5. PCIe* Multi Channel DMA IP

The browser version you are using is not recommended for this site.
Please consider upgrading to the latest version of your browser by clicking one of the following links.

  • Safari
  • Chrome
  • Edge
  • Firefox

PCIe* Multi Channel DMA IP and AVMM Bridge IP

The Multi Channel DMA for PCIe IP enables you to efficiently transfer data between the host and device. The Multi Channel DMA for PCIe IP supports multiple DMA channels between the host and device over the underlying PCIe* link.

Read the Multi Channel DMA Intel® FPGA IP for PCIe user guide ›

Read the Multi Channel DMA for PCIe Intel® FPGA IP design example user guide ›

PCIe* Multi Channel DMA IP and AVMM Bridge IP

A DMA channel consists of Host to Device (H2D) and Device to Host (D2H) queue pair. As shown in the figure, the Multi Channel DMA for PCIe IP can be used in a server’s hardware infrastructure to allow communication between various Virtual Machine (VM) based clients and their FPGA-device based counterparts. The Multi-Channel DMA for PCIe operates on descriptor-based queues set up by driver software to transfer data between local FPGA and host. Multi Channel DMA for PCIe IP’s control logic reads the queue descriptors and executes them. Separate queues are used for D2H and H2D operations for each channel. The Multi Channel DMA for PCIe IP integrates the Intel® PCIe Hard IP and interfaces with the host Root Complex via the PCIe link. On the user logic side, Avalon® memory mapped and Avalon® streaming interfaces of the IP allow for easy integration of the MCDMA IP with other Platform Designer components.

The Multi channel DMA IP also incorporates AVMM (Avalon® Memory mapped) bridge functionality for both Endpoint & Rootport configurations as shown in the figure. Users can avail of the bridge functionality in a standalone fashion or in conjunction with the MCDMA module.

Features

  • Option to select Avalon® memory-mapped interface or Avalon® streaming interface user logic interface.
  • Supports for up to 2048 channels with SR-IOV support (8 PFs / 2K VFs).
  • Inbuilt architecture to prevent Head-of-line blocking on any channel.
  • Per-Descriptor completion notification with Writeback or MSI.
  • Support for Max Payload Size value of 512 bytes.
  • Support for Completion Re-ordering.

IP Status

 

Ordering Status

Production

Ordering Codes

Multi-Channel DMA Intel® FPGA IP for PCI Express (available with H-Tile, P-Tile, and F-Tile)

IP-PCIEMCDMA

View all Show less

Related Links

Documentation

  • Read the Multi Channel DMA Intel® FPGA IP for PCIe user guide
  • Read the Multi Channel DMA for PCIe Intel® FPGA IP design example user guide
  • Intel® FPGA IP release notes

Device and Hardware Development Kit Support

  • Intel® Stratix® 10 DX, GX, MX, NX, SX support
  • Intel Agilex® 7 FPGAs and SoCs F-series with P-tile and I-series with F-tile support
  • Intel® Stratix® 10 DX FPGA development kit
  • Intel Agilex® 7 FPGA F-Series development kit

Other Support

  • PCI-SIG website
  • PCI-SIG integrators list
  • Intel® FPGA PCIe IP support center

Additional Resources

Find IP

Find the right Intel® FPGA Intellectual Property core for your needs.

Technical Support

For technical support on this IP core, please visit Support Resources or Intel® Premier Support. You may also search for related topics on this function in the Knowledge Center and Communities.

IP Evaluation and Purchase

Evaluation mode and purchasing information for Intel® FPGA Intellectual Property cores.

Designing with Intel® FPGA IP

Learn more about designing with Intel® FPGA IP, a large selection of off-the-shelf cores optimized for Intel® FPGAs.

IP Base Suite

Free Intel® FPGA IP Core licenses with an active license for Intel® Quartus® Prime Standard or Pro Edition Software.

Design Examples

Download design examples and reference designs for Intel® FPGA devices.

Contact Sales

Get in touch with sales for your Intel® FPGA product design and acceleration needs.

Show more Show less
Compare Products
  • Company Overview
  • Contact Intel
  • Newsroom
  • Investors
  • Careers
  • Corporate Responsibility
  • Diversity & Inclusion
  • Public Policy
  • © Intel Corporation
  • Terms of Use
  • *Trademarks
  • Cookies
  • Privacy
  • Supply Chain Transparency
  • Site Map
  • Do Not Share My Personal Information

Intel technologies may require enabled hardware, software or service activation. // No product or component can be absolutely secure. // Your costs and results may vary. // Performance varies by use, configuration and other factors. // See our complete legal Notices and Disclaimers. // Intel is committed to respecting human rights and avoiding complicity in human rights abuses. See Intel’s Global Human Rights Principles. Intel’s products and software are intended only to be used in applications that do not cause or contribute to a violation of an internationally recognized human right.

Intel Footer Logo