Skip To Main Content
Intel logo - Return to the home page
My Tools

Select Your Language

  • Bahasa Indonesia
  • Deutsch
  • English
  • Español
  • Français
  • Português
  • Tiếng Việt
  • ไทย
  • 한국어
  • 日本語
  • 简体中文
  • 繁體中文
Sign In to access restricted content

Using Intel.com Search

You can easily search the entire Intel.com site in several ways.

  • Brand Name: Core i9
  • Document Number: 123456
  • Code Name: Alder Lake
  • Special Operators: “Ice Lake”, Ice AND Lake, Ice OR Lake, Ice*

Quick Links

You can also try the quick links below to see results for most popular searches.

  • Product Information
  • Support
  • Drivers & Software

Recent Searches

Sign In to access restricted content

Advanced Search

Only search in

Sign in to access restricted content.
  1. Intel® Products
  2. Intel® FPGA, SoC FPGA and CPLD
  3. Intel® FPGA Intellectual Property
  4. Interface Protocols IP Cores
  5. Intel® Arria® 10 & Intel® Cyclone® 10 PCIe Hard IP

The browser version you are using is not recommended for this site.
Please consider upgrading to the latest version of your browser by clicking one of the following links.

  • Safari
  • Chrome
  • Edge
  • Firefox

Intel® Arria® 10 and Intel® Cyclone® 10 PCIe Hard IP

Intel® Arria® 10 and Intel® Cyclone® 10 GX FPGAs include a configurable, hardened protocol stack for PCI Express* that is compliant with the PCI Express Base Specification 3.0 and PCI Express Base Specification 2.0 respectively. The hard IP provides the Avalon® Streaming (Avalon-ST) interface and can be configured for either Rootport (RP) or Endpoint (EP) modes.

Complementary soft IPs are available for single root I/O virtualization (SR-IOV) support and bridging to an Avalon Memory Mapped interface (Avalon-MM) with DMA functionality.

Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon-ST Interface for PCIe User Guide ›

Intel® Arria® 10 and Intel® Cyclone® 10 GX Avalon-ST Hard IP for PCIe Design Example User Guide ›

Intel® Arria® 10 and Intel® Cyclone® 10 PCIe Hard IP

Standards & Specifications Compliance

Intel Arria 10 PCIe Hard IP has successfully passed PCI-SIG compliance testing. Results posted on the PCI-SIG Integrators List.

Features

  • Complete protocol stack including the Transaction, Data Link, and Physical Layers implemented as hard IP.
  • Support for ×1, ×2, ×4, and ×8 configurations with Gen1, Gen2, or Gen3 lane rates for Native Endpoints in Intel® Arria® 10 devices.
  • Support for ×1, ×2, and ×4 configurations with Gen1 or Gen2 lane rates for Native Endpoints in Intel® Cyclone® 10 GX devices.
  • Dedicated 16 KB receive buffer.
  • Optional support for Configuration via Protocol (CvP) using the PCIe link allowing the I/O and core bitstreams to be stored separately.
  • Example designs demonstrating parameterization, design modules, and connectivity.
  • Extended credit allocation settings to better optimize the RX buffer space based on application type.
  • Support for multiple packets per cycle with the 256 bit Avalon ST interface.
  • Optional end-to-end cyclic redundancy code (ECRC) generation and checking and advanced error reporting (AER) for high reliability applications.
  • Support for Separate Reference Clock No Spread Spectrum (SRNS) architecture.

Complementary IPs

  • Intel Arria 10 and Intel Cyclone 10 GX Avalon Memory Mapped (Avalon-MM) Interface for PCI Express
  • Intel Arria 10 or Intel Cyclone 10 GX Avalon Memory Mapped (Avalon-MM) DMA for PCI Express Solutions

Driver Support

  • Linux device drivers

IP Quality Metrics

Basics

Year IP was first released

2016

Status

Production

Deliverables

Customer deliverables include the following:

Design file (encrypted source code or post-synthesis netlist)

Timing and/or layout constraints

Documentation with revision control

 

Y

Y

Y

Any additional customer deliverables provided with IP

Testbench and design examples

Parameterization GUI allowing end user to configure IP

Y

IP core is enabled for Intel FPGA IP Evaluation Mode Support

Y

Source language

Verilog

Testbench language

Verilog

Software drivers provided

Y

Driver OS Support

Linux

Implementation

User interface

Avalon streaming, Avalon memory mapped

IP-XACT metadata

N

Verification

Simulators supported

NCSim, Ccelium, ModelSim, VCS

Hardware validated

Intel® Arria® 10

Industry standard compliance testing performed

Y

If Yes, which test(s)?

PCI-SIG

If Yes, on which Intel FPGA device(s)?

Intel® Arria® 10

If Yes, date performed

Dec 2016 / Aug 2017

If No, is it planned?

N/A

Interoperability

IP has undergone interoperability testing

Y

View all Show less

Related Links

Documentation

  • Intel® Arria® 10 and Intel® Cyclone® 10 Hard IP for PCI Express IP Core Release Notes
  • Intel® Arria® 10 Avalon Streaming (Avalon-ST) Interface with SR-IOV PCIe Solutions User Guide
  • Intel® Arria® 10 CvP Initialization and Partial Reconfiguration over PCI Express User Guide

Device and Hardware Development Kit Support

  • Intel® Arria® 10 FPGA and SoC FPGA
  • Intel® Cyclone® 10 FPGA
  • Intel® Arria® 10 SoC Development Kit
  • Intel® Arria® 10 GX FPGA Development Kit
  • Intel® Cyclone® 10 GX Development Kit

Other Support

  • PCIe IP support page
Compare Products
  • Company Overview
  • Contact Intel
  • Newsroom
  • Investors
  • Careers
  • Corporate Responsibility
  • Diversity & Inclusion
  • Public Policy
  • © Intel Corporation
  • Terms of Use
  • *Trademarks
  • Cookies
  • Privacy
  • Supply Chain Transparency
  • Site Map
  • Do Not Share My Personal Information

Intel technologies may require enabled hardware, software or service activation. // No product or component can be absolutely secure. // Your costs and results may vary. // Performance varies by use, configuration and other factors. // See our complete legal Notices and Disclaimers. // Intel is committed to respecting human rights and avoiding complicity in human rights abuses. See Intel’s Global Human Rights Principles. Intel’s products and software are intended only to be used in applications that do not cause or contribute to a violation of an internationally recognized human right.

Intel Footer Logo