JESD204 FPGA IP
The JEDEC committee created the JESD204 data converter serial interface standard to standardize and reduce the number of data inputs/outputs between high-speed data converters and other devices, such as FPGAs. The protocol has many advantages, such as simplified layouts, skew management, and deterministic latency.
High Performance and Easy Integration
Altera JESD204 IP simplifies the integration of high-speed data converters with digital processing systems. The IP supports data rates as high as 32.44 Gbps and manages the physical, data link, and transport layers while simplifying configuration, clock synchronization, and data transmission.
IP is pre-verified and JEDEC Compliant which is crucial for ensuring interoperability and reliability in high-speed data applications. The IP includes design examples simplifying integration and enabling ease-of-use reducing development time for designers.
IP Protocol | Features | Agilex™ 7 FPGA (E-Tile) | Agilex™ 7 FPGA (F-Tile) Agilex™ 9 FPGA (F-Tile) |
Agilex™ 5 FPGA E-Series (GTS) Device B | Agilex™ 5 FPGA E-Series (GTS) Device A | Agilex™ 5 FPGA D-Series (GTS) | Agilex™ 3 FPGA |
---|---|---|---|---|---|---|---|
JESD204C | Max Data Rate | 28.9 Gbps | 32.44032 Gbps | 17.16 Gbps | 28.1 Gbps | - | |
Lanes | 1-16x | 1-8x | - | ||||
Data Modes | Simplex (TX-only, RX-only) Duplex (TX/RX- Shared PHY, Same Data Rates) |
Simplex (TX-only, RX-only) Duplex (TX/RX- Shared PHY, Same Data Rates) Dual Simplex (TX/RX – Independent PHY, Different Data Rates) |
- | ||||
JESD204B | Max Data Rate | 19.2 Gbps | 20 Gbps | 17.1 Gbps | 20 Gbps | 20 Gbps | 12.5 Gbps |
Lanes | 1-8x | 1-8x | 1-4x | ||||
Data Modes | Simplex (TX-only, RX-only) Duplex (TX/RX- Shared PHY, Same Data Rates) |
Simplex (TX-only, RX-only) Duplex (TX/RX- Shared PHY, Same Data Rates) Dual Simplex (TX/RX – Independent PHY, Different Data Rates) |
Note: For detailed IP information check the respective IP user guides in the documentation section.
Additional Resources
Find IP
Find the right Altera® FPGA Intellectual Property core for your needs.
Technical Support
For technical support on this IP core, please visit Support Resources or Intel® Premier Support. You may also search for related topics on this function in the Knowledge Center and Communities.
IP Evaluation and Purchase
Evaluation mode and purchasing information for Altera® FPGA Intellectual Property cores.
IP Base Suite
Free Altera® FPGA IP Core licenses with an active license for Quartus® Prime Standard or Pro Edition Software.
Design Examples
Download design examples and reference designs for Altera® FPGA devices.
Contact Sales
Get in touch with sales for your Altera® FPGA product design and acceleration needs.
IP Protocol | Agilex ™ 7 FPGA (E-Tile) | Agilex ™ 7 FPGA (F-Tile) Agilex™ 9 FPGA (F-Tile) |
---|---|---|
JESD204C | AN 960: Interoperability Report with ADI AD9081 MxFE* ADC |
Related Links
- Wireless Communications
- Radar and Defense Systems
- Medical Imaging
- Broadcast
- Test and Measurement Equipment