Altera® AXI4 Bus Functional Model User Guides

ID 838773
Date 3/19/2025
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

1.3.7. Altera® AXI4-Lite Memory-Mapped Subordinate BFM Configuration

The following table describes the Altera® AXI4-Lite Memory-Mapped Subordinate BFM configuration parameters.

Table 11.  Altera AXI4-Lite Memory-Mapped Subordinate BFM Parameters
AXI4-Lite Memory-Mapped Parameter Description
ADDR_WIDTH The width of the AWADDR and ARADDR signals (refer to AMBA AXI and ACE Protocol Specification section A2.2).
DATA_WIDTH The width of the DATA signal (refer to AMBA AXI and ACE Protocol Specification section A2.6).