Test Engine FPGA IP User Guide: Agilex™ 5 and Agilex™ 7 FPGAs

ID 817758
Date 5/31/2024
Public

A newer version of this document is available. Customers should click here to go to the newest version.

Document Table of Contents

4.10.2.4. ctrl_stat_hi

Table 50.  address=0x006C
Field Bits Access Default Description
Reserved [31:0] Read 0 Reserved bits.